English
Hindi

Question

Download Solution PDF

In the _______ the emitter junction is reverse biased and collector junction is forward biased.

This question was previously asked in
DFCCIL Executive S&T 29 Sept 2021 Official Paper
Download PDF Attempt in App
View all DFCCIL Executive Papers >
  1. saturation region of transistor operation
  2. active region of transistor operation
  3. cut-off region of transistor operation
  4. inverse region of transistor operation

Answer (Detailed Solution Below)

Option 4 : inverse region of transistor operation
Free Tests
View all Free tests >
Free
RRB NTPC ASM CBAT Psycho Full Practice Set 1 (Easy to Moderate)
165 Qs. 130 Marks 48 Mins
Start Now

Detailed Solution

Download Solution PDF

A transistor operated as an amplifier if it is properly biased.

A transistor is said to be properly biased or correctly biased or forward biased, if

1) Its base-emitter junction is forward biased

2) Its base-collector junction is reverse biased

Mode

EB Biasing

Collector Base Biasing

Application

Cut off

Reverse

Reverse

OFF switch

Active

Forward

Reverse

Amplifier

Reverse e Active

Reverse

Forward

Not much Useful

Saturation

Forward

Forward

On Switch

Download Solution PDF
Latest DFCCIL Executive Updates

Last updated on Jun 27, 2025

-> DFCCIL Executive exam date 2025 has been released. As per the sources, DFCCIL exam date is July 10 & 11.

->  DFCCIL Executive Recruitment 2025 Correction window is open from 31st March, to 4th April 2025.

-> Candidates can make correction in their application form, if they have made any mistake. There will be 100/- fee for correction in form.

-> DFCCIL Executive Recruitment 2025 application deadline has been extended.

-> Eligible and Interested candidates had applied from 18th January 2025 to 22nd March 2025.  

-> A total of 175 Vacancies have been announced for multiple posts like Executive (Civil, Electrical, Signal and Telecommunication).

-> Candidates who will get a successful selection under the DFCCIL Recruitment 2025 for the Executive selection process will get a salary range between Rs. 30,000 to Rs. 1,20,000.

-> Candidates must refer to the DFCCIL Executive Previous Year Papers to prepare well for the exam.

Exams Tests Super Practice

More Regions of Operation Questions

Q1.In the _______ the emitter junction is reverse biased and collector junction is forward biased.
Q2.For the given circuit, the Aspect ratio of M1 transistor is 20/0.5, \({I_{{D_1}}} = 200\mu A\), VTHO = 0.6 V, 2ฯ•F = 0.81 V, γ = 0.4 V2 and μnCox = 59.5 μA/V2. If Vin = 1.2 V, find the minimum value of aspect ratio of M2 transistor to remain saturated \(\left( {\sqrt {10} = 3.16} \right)\)
Q3.For the n-channel MOS transistor shown in the figure, the threshold voltage VTh is 0.8 V. Neglect channel length modulation effects. When the drain voltage VD = 1.6 V, the drain current ID was found to be 0.5 mA. If VD is adjusted to be 2 V by changing the values of r and VDD, the new value of ID (in mA) is
Q4.In the ______ region, a transistor act as closed switch. 
Q5.Assuming that transistors M1 and M2 are identical and have a threshold voltage of 1 V, the state of transistors M1 and M2 are respectively
Q6.An n-channel enhancement mode MOSFET is biased at VGS > VTH and VDS > (VGS - VTH), where VGS is the gate-to-source voltage, VDS is the drain-to-source voltage and VTH is the threshold voltage. Considering channel length modulation effect to be significant, the MOSFET behaves as a
Q7.In the circuit shown below, the (๐‘Š/๐ฟ) value for M2 is twice that for M1. The two nMOS transistors are otherwise identical. The threshold voltage ๐‘‰๐‘‡ for both transistors is 1.0V. Find Vx.  Note that ๐‘‰๐บ๐‘† for M2 must be > 1.0 V. Current through the NMOS transistors can be modelled as \({{\rm{I}}_{{\rm{DS}}}} = {\rm{\mu }}{{\rm{C}}_{{\rm{ox}}}}\left( {\frac{{\rm{W}}}{{\rm{L}}}} \right)\left( {\left( {{{\rm{V}}_{{\rm{GS}}}} - {{\rm{V}}_{\rm{T}}}} \right){{\rm{V}}_{{\rm{DS}}}} - \frac{1}{2}{\rm{V}}_{{\rm{DS}}}^2} \right){\rm{\;for\;}}{{\rm{V}}_{{\rm{DS}}}} \le {{\rm{V}}_{{\rm{GS}}}} - {{\rm{V}}_{\rm{T}}}\) \({{\rm{I}}_{{\rm{DS}}}} = {\rm{\mu }}{{\rm{C}}_{{\rm{ox}}}}\left( {\frac{{\rm{W}}}{{\rm{L}}}} \right)\frac{{{{\left( {{{\rm{V}}_{{\rm{GS}}}} - {{\rm{V}}_{\rm{T}}}} \right)}^2}}}{2}{\rm{\;\;for\;}}{{\rm{V}}_{{\rm{DS}}}} \ge {{\rm{V}}_{{\rm{Gs}}}} - {{\rm{V}}_{\rm{T}}}{\rm{\;\;}}\)
Q8.In the circuits shown, the threshold voltage of each nMOS transistor is 0.6 V. Ignoring the effect of channel length modulation and body bias, the values of Vout1 and Vout2, respectively, in volts, are

More MOSFET Questions

Q1.The power dissipation under constant field after scaling on MOS device characteristics is
Q2.In a source follower or common drain amplifier, the voltage gain (AV) is
Q3.By considering standard notations, for a depletion MOSFET, the SPICE parameter LAMBDA value is
Q4.In the circuit shown below, V1 and V2 are bias voltages. Based on input and output impedances, the circuit behaves as a
Q5.The threshold voltage of an n-channel enhancement mode MOSFET is 0.5 V. When the device is biased at a gate voltage of 3 V, pinch-off would occur at a drain voltage of: 
Q6.Given below are two statements: One is labelled as Assertion A and the other is labelled as Reason R: Assertion (A): Power MOSFETs have a positive temperature coefficient, which combats the possibility of thermal runaway Reason (R): Negative temperature coefficient results in decreased level of resistance with increase in temperature and causes thermal runaway In the light of the above statements, choose the correct answer from the options given below:
Q7.For JFET and MOSFET, consider the following statements: (A) MOSFET is a voltage controlled capacitor (B) BJT is slower than FET (C) Input impedance of MOSFET is greater than JFET (D) Leakage currents are zero in FET (E) MOSFET are slower that JFET Choose the correct answer from the options given below:
Q8.Match List I with List II: List I List II (A) JFET (I) Two dimensional electron gas (B) MOSFET (II) Negative resistance device (C) Tunnel diode (III) Enhancement mode (D) HEMT (IV) Voltage controlled resistor Choose the correct answer from the options given below:
Q9.The current voltage relationship for the MOS transistor in a saturation region is. expressed as:
Q10.For n MOSFET fabrication the substrate required is:
Suggested Test Series
View All >
AE & JE Civil Engg. Exams Previous Year Papers Mock Test
469 Total Tests with 8 Free Tests
Start Free Test
AE & JE Electrical Engg. Exams Previous Year Papers Mock Test
276 Total Tests with   9 Free Tests
Start Free Test

More Electronic Devices Questions

Q1.Which of the following device is a three - terminal semiconductor device?
Q2.LED is a device that produces ______ when an electric current flows through it.
Q3.For which of the following voltage condition does the zener breakdown voltage exist?
Q4.Zener diode is preferred for _________.
Q5.Silicon is used for making ______
Q6.Which of the following input device is used to enter data using a stylus?
Q7.The equivalent electrical circuit of a solar PV cell has a _______.
Q8.If the value of the common base current gain (α) is 0.98, then the value of the common collector current gain (γ) is ________.
Q9.What is the purpose of a maximum power point tracker (MPPT) in a PV system?
Q10.In a semiconductor diode, the ratio of change in the forward biased voltage across the diode to change in the current in the diode is called ______.
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
support@testbook.com
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Copyright ยฉ 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Hot Links๏ผš teen patti joy teen patti rules teen patti star teen patti master new version